IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Mail Stop Amendment Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450

Re:

Inventor(s):

Michael R. Rice, Eric A. Englhardt, Vinay Shah, Martin R. Elliott, Robert B. Lowrance and Jeffrey C.

Hudgens

Title:

SYSTEMS AND METHODS FOR TRANSFERRING SMALL LOT SIZE SUBSTRATE CARRIERS

BETWEEN PROCESSING TOOL

Serial No.:

10/764,620

Filed: Examiner: January 26, 2004 Kasenge, Charles R

Group Art Unit: 2125

Transmitted herewith is:

PTO Form 1449; <u>X</u>

X Information Disclosure Statement, and sixteen cited references (copy of sixteen references enclosed); and

<u>X</u> Return Postcard.

FEE CALCUI	LATION				
Fee Items	Claims Filed	Included With Basic Fee	Extra Claims	Fee Rate	Total
Total Claims	N/A	- 20 =	-0-	X \$50.00	\$0.00
Independent Claims	N/A	- 3 =	-0-	X \$200.00	\$0.00
Basic Filing Fee (\$300.00),	•		on Fee (\$200.00)	\$1000.00	\$0.00
TOTAL FEES	1 12 12 12 12 12 12 12 12 12 12 12 12 12 12 12 12 12 12 12 	194 ₂ .			PAID

- XXThe Commissioner is hereby authorized to charge \$180.00 to Deposit Account No. 04-1696.
- XXThe Commissioner is hereby authorized to charge any additional fees which may be required, or credit any overpayment to Deposit Account No. <u>04-1696</u>. A duplicate copy of this transmittal is enclosed.

XXPlease address all future correspondence to:

Customer # 41161 Dugan & Dugan, PC 55 South Broadway Tarrytown, NY 10591

I hereby certify that this correspondence is being deposited with the United States Postal Service as express mail in an envelope addressed to: Mail Stop Amendment, Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.

Express Mail Receipt No. EV605116041US

Date of Deposit:

Signature:

Respectfully submitted,

Brian M. Dugan

Registration No. 41,720

(914) 332-9081

xess Mail Label No. EV605116041US

PATENTS 8201/Y01/SYNX/JW

MAY 2 3 2006 W

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Applicant(s) : Michael R. Rice et al.

Serial No. : 10/764,620

Filed: January 26, 2004

For : SYSTEMS AND METHODS FOR TRANSFERRING SMALL

LOT SIZE SUBSTRATE CARRIERS BETWEEN

PROCESSING TOOLS

Group Art Unit: 2125

Customer No. : 41161

Mail Stop Amendment Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450

INFORMATION DISCLOSURE STATEMENT

Sir:

In accordance with 37 C.F.R. §§ 1.56 and 1.97, applicants wish to call the attention of the Examiner to the following references:

Foreign Art Reference No. JP 08249044 A (Japan)

Foreign Art Reference No. JP 09115817 A (Japan)

Foreign Art Reference No. JP 10135096 A (Japan)

Foreign Art Reference No. JP 11176717 A (Japan)

Foreign Art Reference No. JP 11296208 A (Japan)

Foreign Art Reference No. JP 2001332464 A (Japan)

Foreign Art Reference No. JP 2003007584 A (Japan)
Foreign Art Reference No. DE 19715974 A1 (Germany)

Przewlocki, H. et al., "DIASTEMOS-computerized system of IC manufacturing control and diagnostics", 1990, Elektronika, Vol. 31 No. 11-12, Pgs. 38-40, Polish Language. (Abstract only)

Juba, R. C. et al., "Production improvements using a forward scheduler", 1996, Seventeenth IEEE/CPMT International Electronics Manufacturing Technology Symposium `Manufacturing Technologies - Present and Future`, Pg. 205-9.

Houmin, Yan et al., "Testing the robustness of two-boundary control policies in semiconductor manufacturing", May 1996, IEEE Transactions on Semiconductor Manufacturing, Vol. 9
No. 2, Pg. 285-8.

Lopez, M. J. et al., "Performance models of systems of multiple cluster tools", 1996, Nineteenth IEEE/CPMT

International Electronics Manufacturing Technology Symposium.

Proceedings 1996 IEMT Symposium, Pgs. 57-65.

Iriuchijima, K. et al., "WIP allocation planning for semiconductor factories", 1998, Proceedings of the 37th IEEE Conference on Decision and Control, Vol. 3, Pg. 2716-21.

Weiss, M., "New twists on 300 mm fab design and layout", July 1999, Semiconductor International, Vol. 22 No. 8, Pgs. 103-4, 106, 108.

Van Antwerp, K. et al., "Improving work-in-progress visibility with active product tags YASIC manufacture", Oct. 1999, Micro, Vol. 17 No. 9, Pgs. 67-9, 72-3.

Wei Jun-Hu et al., "Optimization methodology in simulation-based scheduling for semiconductor manufacturing", Oct. 2000, Information and Control, Vol. 29 No. 5, Pg. 425-30, Chinese language. (Abstract only)

Please charge deposit account No. 04-1696 in the amount of \$180.00 for consideration of this information disclosure statement under 37 C.F.R. \S 1.97(c)(2).

These references are also listed on the accompanying Information Disclosure Statement (Form PTO-1449).

Consideration of the foregoing in relation to this patent application is respectfully requested.

Respectfully Submitted,

Brian M. Dugan, Esq.

Registration No. 41,720

Dugan & Dugan, PC

Attorneys for Applicants

(914)332-9081

Dated: 5/23/06

Tarrvtown, New York

Sheet	1	of_	3	sheets	

U.S. Dep	artment o	of Commerce, Pate	nt and Tradem	ark Office	Docket No.: Serial No.: 8201/Y01/SYNX/JW 10/764,620						
	* 10g	EVANT ART CITE e several sheets if	ED BY APPLI necessary)	CANT	Applicants: Michael R. Rice, et al						
MAY 23	إير 2006				Filing Date	e: uary 26, 2004	Group	Group: 2125			
TRADE	Patent D	ocuments									
*Examiner Initial		ent Documents Document Issue Number Date Nam			ne	Class	Subclass		Filing Date If Appropriate		
	US-1										
	US-2										
	US-3										
	US-4										
	US-5										
	US-6										
	US-7										
	US-8										
	US-9										
	US-10										
	US-11										
Fore	ign Paten	nt Documents						Т	ranslation		
		Document Number	Date	Cour	ntry	Class	Subclass	Yes	No		
	F-1	JP 08249044 A	09/27/96	Jap	an		" · · · •	Х			
	F-2	JP 09115817 A	05/02/97	Jap	an			Х			
	F-3	JP 10135096 A	05/22/98	Jap	an			Х			
	F-4	JP 11176717 A	07/02/99	Jap	an			Х			
	F-5	JP 11296208 A	10/29/99	Jap	an			Х			
ОТН	ER ART	(Including Autho	r, Title, Date, I	Pertinent Pages	s, Etc.)						
	OT-1	Przewlocki, H. et Elektronika, Vol.						diagnostics"	', 1990,		
		Juba, R. C. et al., "Production improvements using a forward scheduler", 1996, Seventeenth IEEE/CPMT International Electronics Manufacturing Technology Symposium 'Manufacturing Technologies - Present and Future', Pg. 205-9.									
	OT-3	May 1996, IEEE 7	Houmin, Yan et al., "Testing the robustness of two-boundary control policies in semiconductor manufacturing", May 1996, IEEE Transactions on Semiconductor Manufacturing, Vol. 9 No. 2, Pg. 285-8.								
Examiner			Date Consider	ed							
		if reference considered						e through cit	tation if		

Docket No.:

Serial No.:

C:\WP51\FORMS\1449.PTO 1/94

Express Mail Label No. EV605116041US

U.S. Department of Commerce, Patent and Trademark Office				Docket No.: Serial No.: 10/764,620						
LIST O		VANT ART CITE several sheets if no		Applicants: Michael R. Rice, et al						
				Filing Dat Jan	e: uary 26, 2004	Group	Group: 2125			
IJ.S. P	atent Do	ocuments								
*Examiner Initial		Document Issue Number Date Name			Class		Subclass		Date If opriate	
	US-12									
	US-13									
	US-14									
	US-15									
	US-16									
	US-17									
	US-18								·	
···· -·	US-19			·						
	US-20									
	US-21									
	US-22									
Foreig	n Patent	Documents						Translatio	on	
		Document Number	Date	Count	try	Class	Subclass	Yes	No	
	F-6	JP 2001332464 A	11/30/01	Japa	n			X		
	F-7	JP 2003007584 A	01/10/03	Japa	n			X Abstract		
	F-8	DE 19715974 A1	10/22/98	Germa	iny					
	F-9									
	F-10									
ОТНЕ	ER ART	(Including Author,	Title, Date,	Pertinent Pages	, Etc.)					
	OT-4	Lopez, M. J. et al., International Elect 57-65.	"Performar ronics Manu	nce models of sy ufacturing Techr	stems of mu lology Symp	ltiple cluster tool oosium. Proceedi	s", 1996, Nine ngs 1996 IEM	eteenth IEEE T Symposiu	E/CPMT im, Pgs.	
	OT-5	5 Iriuchijima, K. et al., "WIP allocation planning for semiconductor factories", 1998, Proceedings of the IEEE Conference on Decision and Control, Vol. 3, Pg. 2716-21.							e 37th	
 	OT-6	Weiss, M., "New twists on 300 mm fab design and layout", July 1999, Semiconductor International, Vol No. 8, Pgs. 103-4, 106, 108.								
Examiner	1		ate Conside	ered						
		if reference considered. Ir						ine through	citation if	

"C:\WP51\FORMS\1449.PTO 1/94

Express Mail Label No. EV605116041US

neet _3_ of _		 -			Doub (2)	_						
U.S. Depa	rtment of	Commerce, Pate	nt and Trade	Docket No 8201/	o.: Y01/SYNX/JV	1	Serial No.: 10/764,620					
LIST C	F RELEV	ANT ART CIT	ED BY APP	PLICANT	Applicants:							
	(Use s	several sheets if	necessary)		Michael R. Rice, et al							
				Filing Dat	te: uary 26, 2004	Group	Group: 2125					
U.S. F	Patent Doc	uments			<u>'</u>							
*Examiner Initial		Document Number	Issue Date	Nam	e	Class	Subclass		g Date I ropriate			
	US-23								_			
	US-24											
	US-25											
	US-26											
	US-27											
	US-28											
	US-29		· · · · · ·									
	US-30											
	US-31											
	US-32											
	US-33											
Foreig	gn Patent I	Documents						Translati	on			
		Document Number	Date	Count	try	Class	Subclass	Yes	No			
	F-11	·										
	F-12											
	F-13											
	F-14				<u> </u>							
	F-15											
ОТНІ	ER ART (Including Autho	r, Title, Date	e, Pertinent Pages	s, Etc.)							
	OT-7	Van Antwerp, K. Oct. 1999, Micro	et al., "Imp , Vol. 17 N	roving work-in-p o. 9, Pgs. 67-9, 7	rogress visib 2-3.	oility with activ	e product tags Ý	ASIC man	ufacture			
	r			ition methodolog nformation and C					(Abstrac			

*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with your communication to applicant.

Date Considered

Examiner

OT-9